Adds odd float64 elements and subtracts even float64 elements of vectors. The corresponding Intel® AVX instruction is VADDSUBPD.
extern __m256d _mm256_addsub_pd(__m256d m1, __m256d m2); |
m1 |
float64 vector used for the operation |
m2 |
float64 vector also used for the operation |
Performs a SIMD addition of the odd packed double-precision floating-point elements (float64 elements) from the first source vector, m1 , to the odd float64 elements of the second source vector, m2.
Simultaneously, the intrinsic performs subtraction of the even double-precision floating-point elements of the second source vector, m2, from the even float64 elements of the first source vector, m1.
Result of the operation is stored in the result vector, which is returned by the intrinsic.
Copyright © 1996-2011, Intel Corporation. All rights reserved.